Interesting read keeping in mind this is two degrees of separation from NVMe queues and their atomic doorbell head/tail registers.