Remix.run Logo
readams 21 hours ago

GPUs and inference ASICS also have large amounts of high bandwidth memory, plus lots of high speed storage cache, and dedicated very high bandwidth scale-out and scale-up networks. Because they are also often bound by I/O bandwidth.

If your problem is grepping crazy amounts of data, the infrastructure for LLMs isn't a bad place to look for an example.

nxobject 20 hours ago | parent [-]

> plus lots of high speed storage cache

I wouldn't be surprised if that's what Apple is focused on for their next generation platforms – I wonder if more layers of caching between their SSDs and unified memory are on the cards.