Just checking here- this systemverilog is a hypothetical telling of what you think is going on? Or do you have the actual source of the RTL?