I think it's enough that a single layer fits on each chip if you can daisy-chain them with good interconnects.