Thanks for the links. This doesn't seem to be a true RISC-V MMU (according to the Sv32 specification) integrated into the CPU core itself, but just a peripheral designed for memory mapped SPI flash and PSRAM. So as far as I understand there is no true process isolation with page faults and dynamic paging.

▲

Rohansi 3 hours ago | parent [-]

Sv32 is what every 32-bit RISC-V CPU with an MMU uses. It is a full MMU. You can run Linux on it.

▲

Rochus 3 hours ago | parent [-]

Sure, but what the S31 calls "MMU" is not an Sv32 MMU; therefore my comment.

▲

Rohansi 2 hours ago | parent [-]

The documentation states:

> Compliant with RISC-V Sv32 virtual memory scheme

https://documentation.espressif.com/esp32-s31_datasheet_en.p...

	▲	Rochus 36 minutes ago \| parent \| next [-]
		Ok, I see. The S3’s "MMU" is just an external-memory mapper, not a virtual-memory MMU. The S31 apparently has both, that mapper plus an architectural CPU-side Sv32 MMU; that offers indeed a lot of interesting possibilities.
	▲	2 hours ago \| parent \| prev [-]
		[deleted]