Well, to be fair, the authors propose this thesis: "Although the vectorization of Verilog designs does not change the hardware they describe, it reduces their symbolic complexity, enabling faster and more scalable analysis and verification."

Maybe it doesn't help Design Compiler turn your shitty design into gold, but faster verification is an unalloyed good.