Another reason for doing cache algorithms in hardware is that cache access (especially for level 1 caches) has to be low latency to be useful.