One interesting observation is that successful RISC CPUs dont have a super simple ISA anymore. At least not in the frontend.

MIPS was notorious for having a simple ISA and RISCV is trying to mimick that to some extent. But look at thumb2 for example and you will see complex encodings and even variable instruction width.