The vector instructions are only in four of the eight cores. There's also extra cache in those cores, but they are otherwise symmetrical to the other four.