I think Cortex-M7 also often has split I+D caches?

Yes. That's what Arm supply, a SoC vendor may add a unified second level.