you can use higher write bandwidth than the CCX bandwidth by having multiple writes that go to the same L2 address before going out to RAM