A lot of MCUs can boot from XIP QSPI/OSPI NAND. quite a feat of compatibility engineering - they made the NAND page size match QSPI transfer sizes commonly used to populate caches, so instead of bit level reads, the flash supports only cacheline level reads, which is usually what you need for XIP anyway.