Specifically what it looks like they are pursuing is an SoC built around an FPGA that is optimised for runtime reconfiguration speed and presumably with an ISA extension to request and then later release configurations.