I wonder if it’s because llm doesn’t have access to state of the art Verilog?

I mean I assume the best is heavily guarded.